This paper describes the VLSI Architecture for High-Speed 128-bit Ladner-Fischer adder. The performance of
INTRODUCTION
The digital circuit used for addition of numbers is termed as Adder. The speed and efficiency of a processor or system depend on the type of adder used in the system. In most of the Digital signal processing processors, the addition operation is performed using a simple ripple carry adder. The most commonly used adders are a half adder and the Full adder.
Half adder is used for the addition of two bits results in sum with a delay of 3units and carry of 1 unit delay. Full adder is utilized for the addition of three bits which results in sum with delay of 6 units and carry of 5 units delay. A Ripple carry adder is a logical circuit created by using multiple full adders.
In this paper, 128bit proposed Ladner-Fischer Adder using Carry select adder and Binary to excess-1 code converter are presented using Verilog HDL language.
The brief is structured as follows. Section II deals with Adders. Black cell, gray cell and Ladner-Fischer Adder are presented in sections III. Section IV represents proposed Ladner-Fischer adder. Sections V and VI deals with results and conclusion [6] .
ADDERS
The classification of Adders includes parallel prefix adder and serial prefix adder. Parallel Prefix Adder (PPA) is fast when compared with a ripple carry adder. PPA is a family of adders is derived from carry look ahead adders. These adders are best suited for additions with wider word lengths. Different type of adders is explained below. generated in each full adder will be rippled to their next preceding full adders so the term ripple carry adder.
Generally, a 128-bit Ladner-Fischer adder requires 128-bit Ripple carry adder. A Ladner-Fischer adder uses black cells and gray cells with a combination of ripple carry adders. So in order to achieve efficient delay, these RCA adders are replaced by CSLA and BEC.
Figure 1: Ripple Carry Adder (RCA) for 3 Bit
The above diagram shows the addition of 3bits using ripple carry adder which has the delay of 10units for generation of sum and 9units for carrying.
Carry Select Adder
A Carry Select Adder is a modified RCA which consists of two ripples carry adders and multiplexer. As shown in the figure below the total number of 6bits are divided into two equal halves. The 3bits in the first half are added normally using full adders as shown in stage-1 and the bits in the second half are added by taking carry from stage-1and assumed to be 0 and 1 in stage 2 and 3 respectively. The outputs from stage 2 and 3 are generated simultaneously and the multiplexer is used to select the output with carrying from stage-1 as selection line.
Since the stage-2 and stage-3 are simultaneously generated in CSLA the delay is reduced when compared to Ripple carry adder. In the pre-processing stage, the propagate gives "XOR" operation of input bits and generates gives "AND" operation of input bits. The propagate (Pi) and generate (Gi) are shown below
̅ ̅
In the carry generation stage, black cells and gray cells are used according to the requirement. The carry propagate ( ) and carry generation ( is generated for black cell and carry propagate is generated for The last stage, post-processing stage the carry of a first bit is XORed with the next bit of propagates then the output is given as sum.
Black Cell

Figure 5: Black Cell
The black cell consists of four inputs (g0, p0, p1, g1) and three logic gates-two AND and one OR gate. The outputs gout and pout in the above diagram is given as inputs to the next black cell along with p2 and g2. The process is repeated until the desired output is obtained. Black cell utilizes more memory and delay. In order to reduce them, Black cell can be replaced by Gray cell.
Gray Cell
Figure 6: Gray Cell
Gray cell is a logical adder gate which contains only three inputs (g0, g1, p1). The output from the gray cell gout is given as input to the next gray cell along with p1 and g2.
Figure 7: Ladner-Fischer Adder for 8bit with Black & Gray Cell
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The figure 7 shows the block diagram of
Figure 8
The above figure shows the block diagram of Ladner the delay and memory when compared to Ladner
Proposed Architecture for Ladner-Fischer Adder
In the proposed Ladner-Fischer adder the adders which uses cell. The carry from the gray cell is assumed as 0 and 1 and the addition operation simultaneously takes place.
The result from both cases is selected by using a multiplexer (2:1) which contain the other from 1 case. The selection line used for selection of desired output is the carry generated from the gray cell whic was assumed as 0 and 1 mentioned before.
Figure 9
By using CSLA in the place of ripple carry adders the delay can be greatly reduced but the memory is increased since the utilization of logic gates has increased. In order to decrease the memory used CSLA is replaced by BEC adder as shown below.
Fischer Adder
The figure 7 shows the block diagram of a ladner-Fischer adder for 8bit using both black and gray cells.
8: Ladner-Fischer Adder for 8bit using Gray Cell
The above figure shows the block diagram of Ladner-Fischer adder for 8bit using only gray cells which reduces the delay and memory when compared to Ladner-Fischer adder with black and gray cells.
Fischer Adder
Fischer adder the adders which uses black cell need not wait for the carry from the gray gray cell is assumed as 0 and 1 and the addition operation simultaneously takes place.
selected by using a multiplexer (2:1) which contain two inputs, one from 0 case the other from 1 case. The selection line used for selection of desired output is the carry generated from the gray cell whic was assumed as 0 and 1 mentioned before.
9: Linear CSLA Ladner-Fischer Adder for 32 Bit
By using CSLA in the place of ripple carry adders the delay can be greatly reduced but the memory is increased since the utilization of logic gates has increased. In order to decrease the memory used CSLA is replaced by BEC adder as
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Fischer adder for 8bit using both black and gray cells.
Fischer adder for 8bit using only gray cells which reduces wait for the carry from the gray gray cell is assumed as 0 and 1 and the addition operation simultaneously takes place.
two inputs, one from 0 cases and the other from 1 case. The selection line used for selection of desired output is the carry generated from the gray cell which By using CSLA in the place of ripple carry adders the delay can be greatly reduced but the memory is increased since the utilization of logic gates has increased. In order to decrease the memory used CSLA is replaced by BEC adder as Impact Factor (JCC): 6.8976
Figure
The above figure shows the block diagram for 128bit Ladner converter is a trade-off between the normal Ladner
RESULTS
The simulation results for Ladner 
Utilization Summary
The table1, table2 and table3 shows device utilization of the Ladner-Fischer adder using RCA, CSLA and BEC-1 for 16bit, 32bit, 64bit and 128bit 
